

06-08-00 A

PATENT APPLICATION  
Attorney Docket No.: 1003-0549  
Date: 6/7/00

ATTN: BOX PATENT APPLICATION  
Commissioner for Patents  
Washington, D.C. 20231

NEW APPLICATION TRANSMITTAL

Transmitted herewith for filing is the patent application of

Inventor(s): Brian A. Day

For (title): System and Method for Generating Realtime Errors for Device Testing

Enclosed are:

- 2 sheet(s) of drawings. (INFORMAL)  
 An Assignment of the invention to LSI Logic Corporation  
 Declaration enclosed.  
 Material information pursuant to 37 CFR §1.56.  
 It is expressly requested that the U.S. Patent and Trademark Office commence national processing of the above-entitled international application under the provisions of PCT Article 23(2) and 35 USC 371(f).  
 Return Postcard

Correspondence Address:

Ralph R. Veseli  
LSI Logic Corporation  
M/S D-106  
1551 McCarthy Boulevard  
Milpitas, California 95035

Bradford G. Addison  
Attorney or Agent of Record

Bradford G. Addison  
Reg. No. 41,486

The filing fee has been calculated as shown below:

CLAIMS AS FILED

FOR	NUMBER FILED	NUMBER EXTRA	RATE	FEE
TOTAL CLAIMS	12 - 20 =	0	x \$18	0.00
INDEPENDENT CLAIMS	2 - 3 =	0	x \$78	0.00
			BASIC FEE	\$690.00
			FILING FEE	\$690.00

- The Commissioner is hereby authorized to charge any fees under 37 CFR §1.16 and 1.17 which may be required during the pendency of the application to Deposit Account No.13-0014.

"Express mail" mailing label number EL418841660US Date of Deposit June 7, 2000  
I hereby certify that this correspondence is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR §1.10 on the date indicated above and is addressed to the Commissioner for Patents, Attn: Box Patent Application, Washington, D.C. 20231.

Bradford G. Addison  
(Name of person mailing application)

Bradford G. Addison  
(Signature of person mailing application)

06/07/00  
JCS51 U.S. PTO

1C511 U.S. PTO  
09/589930  
06/07/00